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Abstract — In this paper, we explain a configurable IPC module 
for multimedia MPSoCs, which was implemented in a MPW chip 
that include three ARM7 CPU cores. According to the test results 
for an M-JPEG and a H.264 decoder, its IPC synchronization 
overheads are not more than 1% when the synchronization 
period is about 5000 cycles. 
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I.  INTRODUCTION  
MPSoCs, which employs multiple processor cores, are now 
essential for implementing multimedia applications, especially 
high-definition TV, digital camcorders, 3D game players, and 
smart phone, which support complex functions and various 
multimedia standards [1]. Architecture for the MPSoC need to 
be optimized for such high-performance applications that 
require large data flows for inter-processor communication.  
Inter-communication interfaces to integrate heterogeneous 
component were defined in [2], which did not address their 
issues for high performance applications but implicitly covered 
channel reconfigurability. Dynamic reconfiguration of the 
topology of tasks and channels was described in [3] where the 
number of channels and each functions could not be changed. 
To cover a wide range of applications, however, the IPC 
architecture should be reconfigurable while dedicated hardware 
for channels should be provided. The purpose of this paper is to 
report the performance evaluation of a reconfigurable IPC 
block, which was proposed in [4]. The IPC block was designed 
to reduce synchronization overheads and implemented with 
three ARM7 cores into silicon through a MPW project. 
 
II. ARCHITECTURE 
Simplified architecture for the IPC test chip is shown in Fig. 1, 
which includes three ARM7 cores connected through a JTAG 
chain and hardware blocks, which are connected to a AHB bus 
to accelerate inter-processor communication (IPC). 
 
Figure 1.  The simplified architecture diagram of our chip 
A. IPC synchronization hardware agents 
For x=1, 2, and 3, a block, IPC_HAx, is an IPC 
synchronization hardware agent associated with ARM7_x. 
Each IPC synchronization agent has the following three 
features to reduce the synchronization cost. 
• All channels accessed at some time point are grouped 
and synchronized at a specific time. In the H.264 
decoder example, the reduction of synchronization 
time is 58.5% with this feature. 
• As computation and synchronization can be executed 
concurrently, the latency of synchronization is 
shortened. 
• Each IPC synchronization agent includes a thread 
scheduler, which can monitor its related channels 
through the IPC transport network. In the M-JPEG 
example, the total execution cycles is reduced by 9.8% 
with this scheduler. 
B. FIFO Mananger and IPC trnasport network 
The FIFO manager connected to the IPC transport network 
controls the number of channels and functions of each channel. 
The IPC transport network connects all IPC synchronization 
agents to the FIFO manager. The number of the channels that 
can be supported with this architecture can be increased easily, 
which is only limited by the bus bandwidth of the IPC transport 
network 


























III. CHIP DESIGN & VERIFICATION 
The summary of our test chip is shown in Table I. Although 
the operating frequency for the synthesis result is 125MHz, we 
achieved only 71.4MHz after P&R because our effort for P&R 
was limited.  
TABLE I.  THE SPECIFICATION OF OUR TEST CHIP 


















Fig. 2 shows a verification board for the test chip. Because 
three RS-232C interfaces are attached on the board, the 
executing status for each CPU can be reported through each 
serial interface. Moreover, source-level debugging can be 
performed using ARM Multi-ICE. Even though all CPUs 
cannot be stopped or started simultaneously, each CPU can be 
probed by connecting it to the AxD debugger. 
 
Figure 2.  Verification board for the test chip 
IV. EXPERIMENTAL RESULT 
To test the chip, we used a software H.264 decoder that 
consists of 9 threads. In the decoder, communication among 
the threads is based on a 4x4 block and their average 
synchronization period is 5919 cycles. In the experiment we 
employed an ARM7-compatible RISC core with multiple 
register sets so as to measure the synchronization cost easily by 
eliminating the overhead of thread context switching.  And we 
used Foreman QCIF 100 frames with GOP of IPP (N=10, 
without B picture) as a test image sequence. The H.264 
decoder shows the performance of 5 frames/sec if it is executed 
on a single RISC core at the operating frequency of 200MHz. 
Although it does not provide high performance, it is a good 
example to test the case with high synchronization rate because 
its synchronization period is relatively short. The execution of 
the decoder is summarized in Table II. 
TABLE II.  THE H.264 DECODER EXECUTION RESULTS 
(A) 1 thread 
on 1 CPU 




















In Table II, the IPC overhead is not included in the result of 
experiment (A) because it has only a single thread. We assume 
that channel data such as FIFO element indices and message 
pointers need to be read from IPC hardware agents in 
experiment (B) while not in experiment (C). The 
communication overheads of experiments (B) and (C) are 
4.29% and 0.89% of the total execution time, respectively. 
Consequently, we should introduce an efficient method for 
transferring channel messages to reduce the difference, which 
is 3.4%. 
In the H.264 decoder, we mapped inter-prediction and 
intra-prediction to one CPU, which occupies 40.3% of the 
computation load. Because it is the longest critical path, the 
performance enhancement gain we can obtain by using 
multiple CPUs is bounded by 2.48 times. According to the 
result of experiment in (D), the performance gain we obtained 
by using three CPUs is 1.94 times. The main cause of lower 
performance gain is due to data-dependency among H.264 
threads because the communication overhead is 4.29% as 
described in the above. Obviously, more performance gain can 
be obtained if the decoder is partitioned into finer-grain threads 
and they are evenly distributed to all CPUs.  
V. CONCLUSION & FUTURE WORK 
In this paper, we explained configurable IPC 
synchronization architecture for multimedia MPSoCs. We 
verified it with a MPW test chip including three ARM7 cores. 
It can be applied for multimedia applications such as M-JPEG 
and H.264 decoders where synchronization period is relatively 
short. A future work is to increase the performance of the 
H.264 decoder by optimizing its thread partitioning. 
Furthermore, new features should be added to the IPC module 
for more frequent synchronization requests. 
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